Module d1_pac::csic::csic_dma::csic_dma_vi_to_th0

source ·
Expand description

CSIC DMA Video Input Timeout Threshold0 Register

Structs§

  • CSIC_DMA_VI_TO_TH0_SPEC
    CSIC DMA Video Input Timeout Threshold0 Register
  • R
    Register csic_dma_vi_to_th0 reader
  • W
    Register csic_dma_vi_to_th0 writer

Type Aliases§

  • VI_TO_TH0_R
    Field vi_to_th0 reader - Video Input Timeout Threshold0
  • VI_TO_TH0_W
    Field vi_to_th0 writer - Video Input Timeout Threshold0